一种低时延频率捷变 CORDIC优化算法
CSTR:
作者:
作者单位:

(重庆理工大学两江人工智能学院,重庆 401135)

作者简介:

李铁虎(1986—),男(汉族),河南罗山人,博士,副教授,研究方向为数模混合信号集成电路设计。张俊安(1981—),男(汉族),陕西白水人,博士,副教授,研究方向为模拟集成电路设计和智能硬件设计。通信作者。

通讯作者:

中图分类号:

TN74

基金项目:

重庆市教委科学技术研究项目(KJQN202501106);重庆理工大学研究生教育高质量发展行动计划(gzltd202403, gzljg2023309,gzlcx20243566,gzlcx20253414)


A Low Latency Frequency Agile CORDIC Optimization Algorithm
Author:
Affiliation:

(School of Artificial Intelligence,Chongqing University of Technology,Chongqing 401135,P. R. China)

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    提出了一种基于小容量只读存储器和少数位比特检测的改进 CORDIC算法。在相位幅度模块和相位累加器的设计中,通过消除角度旋转器的判断,采用角度二进制到双极重编码的方法减少了剩余角度计算。此外,利用偏移预旋转简化了比例因子的计算,并通过少数位比特算法减少了旋转次数和系统时延。基于该算法实现的直接数字频率合成器(DDS)可以产生 32种不同的正弦输出信号,正弦波的精度误差低于 1. 4×10.6。与传统 CORDIC算法相比,提出的算法在功耗、资源利用率、频率分辨率和面积等方面都有改善,SFDR达到约 86. 2 dBc。基于 ALINX AXU15EG平台的仿真试验结果表明,该电路结构的输出时延不超过 20 ns,比其他 CORDIC算法结构更快,且占用面积资源更少。

    Abstract:

    An improved COordinate Rotation DIgital Computer(CORDIC) algorithm based on a small-capacity read-only memory and detection of a few-bit positions detection is presentedproposed. In the design of the phase-amplitude module and phase accumulator,the angle-rotator judgment is was eliminated,and the method ofa binary-to-bipolar re-encoding method for the angle iswas used to reduce the residual angle calculations. Additionally,offset pre-rotation is was utilized employed to simplify the calculation of scale factors computation,and the number of rotations and system delay is were minimizedreduced by throughusing a few-bit detection algorithm. A direct digital frequency synthesizer(DDS)implemented based onusing this algorithm can generate 32 different distinct sine wave outputs,with a sine wave precision error less thanbelow 1. 4 × 10.6 . Compared with traditional CORDIC algorithms, the proposed algorithm method improveds power consumption,resource utilization,frequency resolution and area, achieving an spurious-free dynamic range(SFDR)of approximately 86. 2 dBc. Experimental results based on the ALINX AXU15EG FPGA platform show demonstrated that the output delay of this circuit structure didoes not exceed 20 ns,making itconfirming that the proposed design is faster and occupiesying fewer less area resources than other conventional CORDIC algorithm structures.

    参考文献
    相似文献
    引证文献
引用本文
分享
相关视频

文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2025-01-03
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2026-01-27
  • 出版日期:
文章二维码