一种高频阻抗匹配自校准电路
DOI:
作者:
作者单位:

(合肥工业大学 微电子设计研究所, 合肥 230009)

作者简介:

尹勇生(1974-),男(汉族),内蒙古呼和浩特人,博士,教授,硕士生导师,研究方向为超大规模集成电路设计、可重构计算技术、数模混合电路设计。一种高频阻抗匹配自校准电路尹勇生, 赵鹏程, 邓红辉, 储 松(合肥工业大学 微电子设计研究所, 合肥 230009)摘 要: 在高频信号传输过程中,为避免阻抗不匹配所带来的信号完整性问题,设计了一种适用于高频信号传输的阻抗匹配自校准电路。利用二分查找法快速检测需要并联的不同权重的电阻,根据比较器的比较结果决定是否并入,以达到预期修调阻值的目的。增加了电感器件,以减小外界高频信号的干扰,同时屏蔽输入级的寄生电容。校准完成后,对校准电路进行断电,以节省整体电路功耗。相比于传统简单的并串联电阻修调架构,该结构适用于高频信号的传输,校准精度高,信号传输性能好。采用TSMC 0.18 μm标准CMOS工艺进行设计,电源电压为1.8 V。仿真结果表明,可实现的最大修调电阻值为98.43 Ω,相比预期的100 Ω阻值,偏差仅为1.57%。对增加电感前后的电路整体性能进行对比,增加电感后,有效减小了信号反射能量,保障了信号的完整性传输。关键词: 信号完整性; 阻抗匹配; 电荷泵; 比较器; 电感 中图分类号:TN432文献标识码:A

通讯作者:

中图分类号:

TN432

基金项目:

中央高校基本科研业务费专项资金资助项目(2014HGCH0010)


A High Frequency Impedance Matching Self-Calibration Circuit
Author:
Affiliation:

(Institute of VLSI Design, Hefei University of Technology, Hefei 230009, P. R. China)

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    在高频信号传输过程中,为避免阻抗不匹配所带来的信号完整性问题,设计了一种适用于高频信号传输的阻抗匹配自校准电路。利用二分查找法快速检测需要并联的不同权重的电阻,根据比较器的比较结果决定是否并入,以达到预期修调阻值的目的。增加了电感器件,以减小外界高频信号的干扰,同时屏蔽输入级的寄生电容。校准完成后,对校准电路进行断电,以节省整体电路功耗。相比于传统简单的并串联电阻修调架构,该结构适用于高频信号的传输,校准精度高,信号传输性能好。采用TSMC 0.18 μm标准CMOS工艺进行设计,电源电压为1.8 V。仿真结果表明,可实现的最大修调电阻值为98.43 Ω,相比预期的100 Ω阻值,偏差仅为1.57%。对增加电感前后的电路整体性能进行对比,增加电感后,有效减小了信号反射能量,保障了信号的完整性传输。

    Abstract:

    In the process of high frequency signal transmission, in order to avoid the problem of signal integrity caused by impedance mismatch, an impedance matching self-calibration circuit was designed, which was suitable for high frequency signal transmission. The two point search method was used to detect the resistance of different weights in parallel, with the comparator's comparison results to decide whether to incorporate resistance, so the resistance could be trimmed expectedly. Toreduce the interference of external high frequency signal and remove the input referred parasitic capacitance, theinductance devices were increased. The circuit was powered off after calibration to save the overall power consumption. Compared with the traditional simple parallel or series resistance trimming structure, the proposed structure was suitable for high frequency signal transmission, having high calibration precision and good signal transmission performance. The circuit was designed in TSMC 0.18 μm CMOS process at a supply voltage of 1.8 V. Simulation results showed that the maximum trimming value reached 98.43 Ω. Compared with the expected 100 Ω resistance, the simulation accuracy was 1.57%. The overall performances before and after adding inductors were compared. After adding inductors, the signal reflected energy had been reduce deffectively. So the integrity of signal transmission had been guaranteed.

    参考文献
    相似文献
    引证文献
引用本文
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2016-07-18
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2017-10-17
  • 出版日期: